Payra, Syamantak, et al. “Accelerating Digit Classification on FPGA With Pruned Binarized Neural Networks”. Optimizations in Applied Machine Learning, vol. 4, no. 1, Apr. 2024, pp. 1-17, doi:10.71070/oaml.v4i1.111.