Payra, S. (2024) “Accelerating Digit Classification on FPGA with Pruned Binarized Neural Networks”, Optimizations in Applied Machine Learning, 4(1), pp. 1–17. doi: 10.71070/oaml.v4i1.111.